

Please type a plo	us sign (+) inside this box → +			Approved for use thro	910/SB/05 ugh 09/30/2000. OMB 065	1-0032,
Under the Papen	work Reduction Act of 1995, no persons are required	to respond	Patent and T to a collection of in	rademark Office: U.S formation unless it dis	. DEPARTMENT OF COMI plays a valid OMB control r	NERCE number
UTILITY PATENT APPLICATION TRANSMITTAL		Attorney	Docket No.	Qī	JA-102	9
		First Inventor or Application Identifier Cismas				
		Title Automatic Code Generation for Integrated Circuit Design				
(Only for new nonprovisional applications under 37 C.F.R. § 1 53(b)) Expre			s Mail Label No. EE886704859US			
	PPLICATION ELEMENTS apter 600 concerning utility patent application content	rs.	ADDRESS			
	ee Transmittal Form (e.g., PTO/SB/17)  ubmit an original and a duplicate for fee processing)			che Computer Pro		
	pecification [Total Pages 48]   6 Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)					
- Descriptive title of the Invention			a. Computer Readable Copy			
<ul> <li>Cross References to Related Applications</li> <li>Statement Regarding Fed sponsored R &amp; D</li> </ul>			b. Paper Copy (identical to computer copy)			
- Reference to Microfiche Appendix			с.	Statement verifyin	g identity of above copi	es
- Background of the Invention			ACCOMPANYING APPLICATION PARTS			
- Brief Summary of the Invention - Brief Description of the Drawings (if filed)			7. X Assignment Papers (cover sheet & document(s))			
- Detailed Description			8. X 37 C.F.R.§3.73(b) Statement X Power of Attorney			
- Claim(s)				-	ment (if applicable)	
- Abstract of the Disclosure  3. X Drawing(s) (35 U.S.C. 113) [Total Sheets 15]			10. Information Disclosure Copies of IDS Statement (IDS)/PTO-1449 Citations			
4. Oath or Declaration [Total Pages 3 ]			11. Preliminary Amendment			
a. X Newly executed (original or copy)			12. X Return Receipt Postcard (MPEP 503) (Should be specifically itemized)			
b. Copy from a prior application (37 C.F.R. § 1.63(d))  * Small Entity  Statement filed in prior appli						ication.
	DELETION OF INVENTOR(S)	13. X Statement(s) Status still proper and desired				
Signed statement attached deleting inventor(s) named in the prior application,			14. Certified Copy of Priority Document(s) (if foreign priority is claimed)			
see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b). 15. X Other: PTO-2038 (CC Payment)						
" NOTE FOR ITEMS 1 & 13: IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).						
16. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:  Continuation  Divisional  Continuation-in-part (CIP)  of prior application No:						
Prior application information: Examiner Group / Art Unit:						
For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by						
reference. The incorporation <u>can only</u> be relied upon when a portion has been inadvertently omitted from the submitted application parts.						
17. CORRESPONDENCE ADDRESS						
Customer Number or Bar Code Label (Insert Customer No. or Atfach bar code label here)						
Name	235	74				
PATENT TRADEHARK OFFICE						
Address						
City	Sta	ate	· ·	Zip Code		
Country	Telephon			Fax		
Name (Print/Type) Andrei D. Popovici Registration No. (Attomey/Agent) 42,401						
Signature	- 4		g.baadon N	Date	08/08/2000	$\dashv$
Bundan II Si	7			Date	00,00,2000	ノ

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

QUA-102 Applicant, Patentee, or Identifier: \_\_\_ Application or Patent No.:\_\_\_\_ Filed or Issued: Automatic Code Generation for Integrated Circuit Design I hereby state that I am an official of the small business concern empowered to act on behalf of the concern identified below: NAMEOFSMALLBUSINESSCONCERN Quintessence Architectures, Inc. 3333 Bowers Ave., Suite 250 ADDRESS OF SMALL BUSINESS CONCERN\_\_\_\_ Santa Clara, CA 95054 I hereby state that the above identified small business concern qualifies as a small business concern as defined in 13 CFR Part 121 for purposes of paying reduced fees to the United States Patent and Trademark Office. Questions related to size standards for a small business concern may be directed to: Small Business Administration, Size Standards Staff, 409 Third Street, SW, Washington, DC 20416. I hereby state that rights under contract or law have been conveyed to and remain with the small business concern identified above with regard to the invention described in: the specification filed herewith with title as listed above. the application identified above. the patent identified above. If the rights held by the above identified small business concern are not exclusive, each individual, concern, or organization having rights in the invention must file separate statements as to their status as small entities, and no rights to the invention are held by any person, other than the inventor, who would not qualify as an independent inventor under 37 CFR 1.9(c) if that person made the invention, or by any concern which would not qualify as a small business concern under 37 CFR 1.9(d), or a nonprofit organization under 37 CFR 1.9(e). Each person, concern, or organization having any rights in the invention is listed below: I no such person, concern, or organization exists. ach such person, concern, or organization is listed below. Separate statements are required from each named person, concern or organization having rights to the invention stating their status as small entities. (37 CFR 1.27) I acknowledge the duty to file, in this application or patent, notification of any change in status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee or any maintenance fee due after the date on which status as a small entity is no longer appropriate. (37 CFR 1.28(b)) Sorin C. Cismas NAME OF PERSON SIGNING \_\_\_\_\_\_ CEO TITLE OF PERSON IF OTHER THAN OWNER \_\_\_\_\_ 3333 Bowers Ave., Suite 250, Santa Clara, CA 95054 ADDRESS OF PERSON SIGNING \_\_\_\_ SIGNATURE \_\_\_\_\_\_\_

# Patent Application of

# Sorin C. Cismas, Kristan J. Monsen, and Henry K. So for

# Automatic Code Generation for Integrated Circuit Design

10

### RELATED APPLICATION DATA

This application is related to U.S. Patent Application No. 09/174,439, filed 10/16/1998, entitled "Data Flow Integrated Circuit Architecture," which is assigned to the assignee of the present invention, and is herein incorporated by reference.

#### COPYRIGHT AND TRADEMARK NOTICE

This disclosure contains material which is subject to copyright protection. The copyright owner, Quintessence Architectures, Inc., has no objection to the facsimile reproduction by anyone of the patent disclosure as it appears in the Patent and Trademark Office patent file or records of any country, but otherwise reserves all rights whatsoever.

Quarc, QDL, and Data Driven Processing are trademarks or registered trademarks of Quintessence Architectures, Inc. Verilog is a registered trademark of Cadence Design Systems, Inc. Synopsys is a registered trademark of Synopsys, Inc. Other products and services are trademarks of their respective owners.

1

#### BACKGROUND

This invention relates to integrated circuits (ICs) and data processing systems, in particular to a method of designing integrated circuits.

5

10

Continuing advances in semiconductor technology have made possible the integration of increasingly complex functionality on a single chip. Single large chips are now capable of performing the functions of entire multi-chip systems of a few While providing new opportunities, multi-millionyears ago. systems-on-chip pose new challenges to the In particular, conventional design and verification methodologies are often unacceptably time-consuming for large systems-on-chip.

Hardware design reuse has been proposed as an approach to addressing the challenges of designing large systems. approach, functional blocks (also referred to as cores or intellectual property, IP) are pre-designed and tested for reuse in multiple systems. The system designer integrates multiple such functional blocks to generate desired system. The cores are often connected to a common communication bus, and are controlled bv a central microcontroller or CPU.

25

30

The hardware design reuse approach reduces the redundant redesigning of commonly-used cores for multiple applications. At the same time, the task of interconnecting the cores is often relatively time-consuming and error-prone. In common industry practice, large amounts of hardware description language (HDL) code are written manually for interconnecting the various cores of the system. If one designer changes the interface signals of a block but does not communicate the

30

5

10

change to another designer responsible for the interconnection code, valuable time is wasted debugging the design.

In order to verify that a given HDL design performs correctly, it is common to build a behavioral (functional) model of the algorithm in a software language such as C or C++. results of the software model are then compared against those of the HDL model. The software and HDL model must be kept consistent with each other. Changes to one model must be reflected in the other. Making such changes is typically time-consuming, and increases the chance of introducing inconsistencies between the two models. The complexity of making such changes increases if large teams of engineers are involved in the design process.

Core integration and design maintenance are particularly difficult for cores having complex and/or core-specific interfaces. Core integration and design maintenance are two of the major challenges of designing large systems integrated on a single chip using the hardware design reuse approach.

#### SUMMARY

The present invention provides a computer-implemented method of designing an integrated circuit. The method comprises establishing a central specification for the circuit, wherein the central specification designates a plurality of data driven cores and a plurality of interconnections between the cores. A software language model and a hardware description language (HDL) model are established for each core. The software language model implements the internal algorithm of the core, while the HDL model implements the corresponding internal logic of the core. The central specification and the software language and HDL models for the individual cores can

30

5

10

QUA-102/US 08/08/00

be manually designed by the system designer and stored in a storage medium and/or system memory.

Software language and HDL core interconnection code automatically generated according to the central specification, to generate a software language model and an HDL model of the circuit. The software language core interconnection code interconnects the software language models of the individual according cores to the interconnections designated in the central specification. The HDL core interconnection code interconnects the HDL models of individual cores according to the interconnections designated in the central specification.

Preferably, the HDL core interconnection code includes port declarations, port lists, data type (e.g. wire) declarations, and bus definitions. The software language core interconnection code preferably includes declarations of tokens and pipes. The pipes are objects effecting token transfer to/from the pre-designed software language models of the cores.

Test benches for the circuit and its component cores are further automatically generated, as are logic synthesis constraints for the circuit and its components.

The design method reduces the amount of code that the system designer has to write manually, as well as the amount of work needed for design maintenance and debugging. Changes in the circuit design can be made simply in the central specification. Other parts of the design are automatically updated to reflect any changes.

5

10

# DESCRIPTION OF THE FIGURES

- Fig. **1** shows the internal structure of an exemplary integrated circuit formed by a plurality of interconnected data-driven cores, according the preferred embodiment of the present invention.
- Fig. 2 shows one of the cores of the circuit of Fig. 1.
- Fig. 3-A is a block diagram illustrating schematically the preferred structures and process flow used for implementing a method of designing an integrated circuit according to the preferred embodiment of the present invention.
- Fig. **3-B** is a flowchart illustrating the steps of a method of designing an integrated circuit according to the preferred embodiment of the present invention.
- Fig. 4 illustrates the preferred QuArc Design Language (QDL) code characterizing the token buses connected to the core of Fig. 2.
- Fig. 5 shows the preferred QDL specification for the core of Fig. 2.
- Fig. 6-A illustrates exemplary Verilog-generation macros from a Verilog template for the core of Fig. 2.
- Figs. 6-B-6-H show exemplary automatically-generated Verilog core interconnection code corresponding to the macros of Fig. 6-A.
- Figs. **7-A** illustrates exemplary C++ code from a generic core C++ template.
  - Fig. **7-B** shows C++ code automatically generated from the template of Fig. **7-A** and the QDL specification of Fig. **5**.
  - Fig. **7-C** illustrates exemplary C++ code from a C++ template for the core of Fig. **2**.
  - Fig. **7-D** shows C++ code automatically generated from the template of Fig. **7-C** and the specification of Fig. **5**.
  - Figs. **8-A** and **8-B** illustrate two parts of the preferred QDL specification for another core of Fig. **1**.

30

5

10

- Fig. **9-A** shows exemplary Verilog-generation macros from a Verilog template for the core of Figs. **8-A-8-B**.
- Fig. **9-B** illustrates Verilog code automatically generated from the template of Fig. **9-A** and the QDL specification of Figs. **8-A-8-B**.
- Fig. 10-A shows C++ code automatically generated by processing the template of Fig. 7-A and the QDL specification of Figs. 8-A-8-B.
- Fig. 10-B illustrates exemplary C++ code from a C++ template for the core of Figs. 8-A-8-B.
- Figs. 10-C and 10-D show C++ code automatically generated by processing the template of Fig. 10-B and the QDL specification of Figs. 8-A-8-B.
- Figs. 11-A and 11-B are block diagrams of two alternative test benches suitable for verifying part of the circuit of Fig. 1.
- Figs. 12-A and 12-B show exemplary Synopsys DesignCompiler Tcl script code suitable for implementing synthesis constraints according to the preferred embodiment of the present invention.

## DETAILED DESCRIPTION

In the following description, the statement that two signals are asserted with a predetermined synchronous relationship is understood to mean that the first signal is asserted a predetermined number of clock cycles before the second signal, or that the two signals are asserted synchronously, where the predetermined number of clock cycles is fixed for a given interface. The statement that two signals are asserted synchronously is understood to mean that both signals are asserted simultaneously with respect to a clock signal such as the rising or falling edge of a clock waveform. The statement that a token is transferred synchronously with a first signal and a second signal is understood to mean that the token

10

QUA-102/US 08/08/00

transfer occurs on the same clock cycle as the synchronous assertion of the first and second signals. A set of elements is understood to contain one or more elements. The term integrated circuit is understood to encompass both an entire circuit implemented on a chip, and a part of an integrated circuit forming a chip.

The following description illustrates embodiments of the invention by way of example and not necessarily by way of limitation.

The presently preferred embodiments can be better understood from the ensuing description of the preferred architecture for an integrated circuit, and the preferred method of designing the integrated circuit according to the present invention.

# 1. Data-Driven (Data Flow) Architecture

The above-incorporated U.S. Patent Application No. 09/174,439, "Data Flow Integrated Circuit Architecture," describes in detail the presently preferred architecture for an integrated circuit. In the architectural approach described in the above-referenced application, an algorithm (e.g. the MPEG decompression process) is decomposed in several component processing steps. A data-driven core (intellectual property, functional block, object) is then designed to implement each desired step. Each core is optimized to perform efficiently a given function, using a minimal number of logic gates. Once designed, a core can be re-used in different integrated circuits.

30

25

Each core has a *clock* connection for receiving global clock signals, and a *reset* connection for receiving reset signals. The cores are interconnected through dedicated standard interfaces. Each interface includes a *ready* connection for

5

10

transferring a ready signal, a request connection for transferring a request signal, and a data (token) connection for transferring a token. Each core processes input tokens (data) received on its input interfaces, and generates output tokens on its output interfaces. A token is transferred from one core to the other only if the sender and receiver core assert ready and request signals, respectively, with a predetermined synchronous relationship, preferably on the same clock edge (synchronously). If an output interface is connected to more than one core, a separate ready/request connection pair is implemented for each core connected to the output interface.

No master controller is needed to regulate the flow of data through the cores. The handshaked connections between the cores create an elastic, variable-schedule pipeline. Each sender or receiver core can stall the data stream in any clock cycle. The control of the cores essentially flows along with the transferred data--thus the terms "data driven" or "data flow" used to characterize the cores and architecture.

A core having the standard interfaces described above can be termed a *QuArc Object*. QuArc Objects can be classified as *Atoms* and *Molecules*. QuArc Atoms are Objects that cannot be divided into other Objects. QuArc Molecules are collections of interconnected Atoms and/or other Molecules. Atoms are degenerate forms of Molecules, leaf-level modules in the design hierarchy.

Fig. 1 shows a diagram of an exemplary integrated circuit 10 according to the preferred embodiment of the present invention. Circuit 10 may be part of a larger system integrated on a single chip. Circuit 10 may also form essentially the entire circuit of a chip. Integrated

QUA-102/US 08/08/00

circuit 10 comprises a plurality of data-driven cores 12 interconnected by standard QuArc interfaces 13. Each core 12 is of at least finite-state-machine complexity, and performs a predetermined function.

5

10

Circuit 10 shown in Fig. 1 is an MPEG-2 video decoder core. The particular functionality of circuit 10 is shown as an example only. A methodology of the present invention can be used to design integrated circuits implementing algorithms for a variety of applications, including without limitation digital video and audio processing, data compression and decompression, and wireless and networking packet processing.

Each core 12 of circuit 10 has a name of the form qa\_suffix or qm\_suffix, where the prefix qa\_ denotes an Atom and the prefix qm\_ denotes a Molecule. Integrated circuit 10 itself is a Molecule with the name qm\_m2vd. The name of each core 12 is shown in bold within the corresponding box denoting the core, while the function of each core 12 is shown in italics. Molecule qm\_m2vd comprises two Molecules (qm\_miq1 and qm\_idct2), three Atoms (qa\_mvp16, qa\_mmv, and qa\_mmc32), and on-chip static random access memory (SRAM) connected to Atom qa\_mmc32. Molecule qm\_miq1 comprises Atoms qa\_miqa and qa\_miqc and on-chip SRAM modules connected to each Atom. Molecule qm\_idct2 comprises three Atoms qa\_idct08, qa\_idctc, and qa\_idct08, and SRAM connected to Atom qa\_idctc.

30

25

Molecule  $qm_m2vd$  has two dedicated input interfaces,  $vp_bs$  and  $mcr_dat$ , for receiving an MPEG-2 Video bitstream and prediction data, respectively. Molecule  $qm_m2vd$  further has three dedicated output interfaces,  $mcr_mot$ ,  $mcw_mot$ , and  $mcw_dat$ , for sending prediction requests, frame write requests, and frame write data, respectively. Molecule  $qm_m2vd$  also has plural interfaces  $(vp_mvp, mvp, mcw_m2vd)$ 

QUA-102/US 08/08/00

mvp, iqz, dat, iq\_dat, i\_dat, c\_dat, r\_dat, o\_dat, dct\_dat,
pat, and cmd) for transferring tokens between its component
Objects.

5 Fig. 2 illustrates in detail Atom qa\_mvp16 and its input and interfaces vp bs,  $vp_mvp$ . Input interface vp\_bs includes а control bus **14a** with pair of standard а ready/request control connections for transferring control signals. The control connections include connection bs\_rdy for receiving a ready signal indicative of 10 the external availability of a token for transmittal Atom  $qa_mvp16$ , and request connection bs\_req a transmitting a request signal indicative of the capability of Atom qa\_mvp16 to receive a token.

Similarly, output token bus  $vp\_mvp$  includes a control bus **16a** with a pair of standard ready/request control connections for transferring control signals. The control connections include a ready connection  $mvp\_rdy$  for sending a ready signal indicative of the internal availability of a token for transmittal, and a request connection  $mvp\_req$  for receiving a request signal indicative of an external capability to receive a transmitted token.

Input interface *vp\_bs* further includes a token bus **14b** with a set of data connections (wires) for receiving tokens from an external source. The wires of token bus **14b** are grouped into logical units called *fields*: a one-bit field, *bs\_id*, and a sixteen-bit field *bs\_data*. The bit range of field *bs\_data* is shown as [15:0]. The field *bs\_id* transmits bistream data ID information (0 for data, 1 for flags), while the field *bs\_data* transmits corresponding data/flags.

30

5

10

QUA-102/US 08/08/00

Similarly, output interface  $vp\_mvp$  comprises a token bus **16b** with a set of data connections (wires) for sending tokens to cores  $qm\_miq1$  and  $qa\_mmv$  (shown in Fig. 1). Referring back to Fig. 2, token bus **16b** comprises a plurality of fields:  $mvp\_mpeg$  (parser MPEG standard, 0 = MPEG1, 1 = MPEG2),  $mvp\_layer$  (parser layer),  $mvp\_ext$  (parser extension ID),  $mvp\_code$  (parser code), and  $mvp\_data$  (parser data). The bit range for each field is shown in Fig. 2 after each field name.

Atom qa\_mvp16 also includes a clk connection for receiving global clock signals, and a rst connection for receiving reset signals. Atom qa\_mvp16 further includes internal control logic (not shown) connected to its control and data connections, for controlling the sending and receiving of tokens upon the synchronous assertion of rdy/req signal pairs on its input and output interfaces. The preferred internal structures and operational steps involved in token transfer are described in detail in the above-incorporated U.S. Patent Application No. No. 09/174,439, "Data Flow Integrated Circuit Architecture," and will not be described here further.

As will be apparent to the skilled artisan, each of the cores 12 illustrated in Fig. 1 is structured as exemplified above with reference to Atom  $qa\_mvp16$ . Each core has a req/rdy control pair on each interface, and each token bus of the core can have one or more fields. If a core output interface is connected to more than one other core, the output interface includes a rdy/req control pair for each core connected to the output interface.

# 2. Overview of System Design Process

According to the preferred embodiment of the present invention, an integrated circuit is built by interconnecting pre-designed data-driven cores having the above-described

30

5

10

QUA-102/US 08/08/00

standard interfaces. Building the integrated circuit includes multiple steps: establishing a Hardware Description Language (HDL) description of the circuit; establishing a software language model of the circuit, for testing the circuit's functionality; establishing "test benches" for testing the HDL model of the circuit, running the test benches, and comparing the outputs of the HDL model with those of a corresponding software language model; when the HDL description is deemed satisfactory, synthesizing the HDL description into a gatelevel description of the circuit, using commercially available logic synthesis tools.

In building a system from pre-designed cores according to industry practice, the system designer would ordinarily be faced with writing large amounts of code for interconnecting the various system constructs such as cores and test bench The system designer would need to write HDL code components. defining various interconnections between pre-designed HDL representations of cores; software language code specifying how tokens are transferred between pre-designed software software code specifying models of cores; HDL and/or interconnections and/or token transfer within test benches; and instructions constraining/directing the synthesis tools.

According to the preferred embodiment of the invention, the tasks of interconnecting the cores and testing the resulting circuit are simplified by first establishing a central, high-level-language specification of the circuit, and then automatically generating the various required HDL, software language, and synthesis code from the central specification. The presently-preferred high-level language will be hereinafter termed QuArc Design Language, or QDL.

30

5

10

QUA-102/US 08/08/00

Fig. 3-A illustrates schematically the structures and steps involved in designing an integrated circuit such as circuit 10 according to the preferred embodiment οf the invention. The system designer starts with a manuallydesigned QDL central specification 18 for the circuit, as well templates 20a and  $\mathtt{HDL}$ software language οf templates 20b for the component cores of the circuit. template 20a comprises HDL code defining the internal logic of a component core. Similarly, each template 20b comprises software language code defining the internal functionality (algorithm) of a component core.

Configuration Tool (ACT) 22 automatically Automatic software language generates HDLwrapper 24a and a an wrapper 24b from QDL specification 18. Wrapper 24a comprises HDL core interconnection code interconnecting the internal logic of different component cores defined in templates 20a. software language Similarly, wrapper **24b** comprises interconnection code for transferring tokens between the internal algorithm code of templates 20b. Preferably, the automatic generation of wrappers 24a-b by the ACT is driven by macro (command) statements incorporated in templates 20a-b. An HDL model 26a of the circuit is formed by adding the code HDL wrapper **24a** to the code of HDL templates 20a. Similarly, a software model of the circuit is formed by adding the code of software language wrapper 24b to the code of software language templates 20b.

ACT 22 further generates a synthesis driver 28 from QDL specification 18. Synthesis driver 28 incorporates a set of synthesis constraints for HDL model 26a. Synthesis driver 28 is used by conventional logic synthesis tools to generate a gate-level netlist 30 from HDL model 26a. Conventional logic

30

5

10

QUA-102/US 08/08/00

synthesis tools are also used to generate a chip layout 32 for the circuit from netlist 30.

ACT 22 generates a set of test benches 34 for the circuit from Test benches 34 can include a test QDL specification 18. bench for the entire circuit, as well as test benches for component Atoms and Molecules of the circuit. Test benches 34 incorporate HDL and software language models for the circuit and/or component cores, as well as driver and monitor modules for driving and monitoring the HDL and software modules. benches 34 are used to verify that the HDL and corresponding software language models of the circuit and/or component cores The software and hardware results produce identical results. produced by each test bench 34 are preferably generated in software and hardware parallel. The results of the simulations can be compared in real time, before the entire simulations are complete.

A set of simulation results 36 are generated by running simulations of HDL model 26a, software model 20b, netlist 30, and test benches 34. Simulation results 36 can include results for the entire circuit as well as for individual components of the circuit.

Fig. 3-B is a flow chart schematically illustrating the principal design and verification steps performed according to the preferred embodiment of the present invention. In Step 1, a QDL central specification for the circuit and a set of template files for the component Objects are established. The set of template files includes HDL and software language template files (models) for Molecules and Atoms, as well as test bench and synthesis script templates. The ACT is used to automatically generate hardware description language (HDL) and software language code for the integrated circuit from the

30

QUA-102/US 08/08/00

central specification and the template files (Steps 2 and 3). The automatically-generated code establishes the necessary control signal and token transfer connections between the different pre-defined Objects.

5

10

Test benches for the circuit and its component Objects are also automatically generated (Step 4). Hardware and software simulations for the circuit and each of its components Objects are run, and the simulation results are evaluated (Step 5). Ideally, the results of the software and hardware simulations match for each Object and for the entire circuit. If the HDL design is satisfactory, appropriate synthesis constraints are generated and conventional logic synthesis tools are used to synthesize the design (Step 6). The design can be further tested at the netlist level. The synthesized design can then be physically implemented in silicon.

The steps above need not be performed in the exact order shown. Moreover, the component Objects of the circuit are preferably designed and tested before the circuit is designed and tested as a whole.

The QDL description of circuit 10 preferably includes declarations of: the fields of each token bus (interface) type; the Atoms in the design, their configuration parameters, and their interfaces (input and output token buses); the Molecules in the design, their configuration parameters, their interfaces, the Objects instantiated in each molecule, and the way the Objects are interconnected. The QDL specification of each component core can be incorporated in the central specification using a command such as #include. The QDL description essentially specifies, in a compact, centralized manner, the component Objects of circuit 10 and how the Object interfaces are interconnected.

30

5

10

QUA-102/US 08/08/00

Each part of the QDL description and its use in automatically generating hardware (HDL) and software language code will now be described in detail with reference to exemplary Objects/circuits.

# 3. Token Buses: QDL Specification

Fig. 4 shows preferred QDL specification code 40 for the token buses of Atom qa\_mvp16 illustrated in Fig. 2. includes declarations of the two token buses vp\_bs and vp\_mvp of Atom *qa\_mvp16*. For each token bus, the component fields and bit-ranges (widths) for the fields are defined. default bit range is zero, as illustrated by the bs\_id field. included. Optional comments can be For each characteristics such as sign (e.g. signed or unsigned) or direction (e.g. normal or invert) can be defined if needed. The sign characteristic can be useful for behavioral, software language (e.g. C++) descriptions of Atoms.

The token bus specification can be parameterized. For example, a range declaration can have the form [DW-1:0], where DW is a data width parameter previously declared in the QDL specification of circuit 10. The value of the parameter DW can be defined by a declaration such as "var DW = expression."

Code **40** is maintained in a dedicated token description file, e.g. a file named "token.qdl." The token description file contains declarations of each token bus within circuit **10**.

# 4. Atom: QDL Specification, HDL Code, Software Code

4A. Atom: QDL Specification

Fig. 5 shows preferred QDL specification code 50 for the Atom qa\_mvp16 illustrated in Fig. 2. Code 50 includes a set

5

10

of parameter declarations, illustrated in Fig. 5 by the parameters BSN and BSW. Parameter BSN is a bitstream number, while parameter BSW is the width of the bitstream number BSN. Code 50 also includes a set of standard input port declarations, illustrated in Fig. 5 by the declarations clk and rst\_. The underscore at the end of the rst\_ signal name signifies that the signal is active low. The standard ports are present in every Object of circuit 10.

The specification further includes a set of input and output token declarations, illustrated by tokens  $vp_bs$  and  $vp_mvp$ . For each token bus, the declaration includes the bus type and an optional port name. The token bus type (e.g. bs, mvp) is defined in the token specification of Fig. 4. The token port name (e.g. vp) is chosen by the system designer, and may be omitted if only one bus of a given token bus type is present within circuit 10.

By default, each control bus corresponding to a given token bus includes both control connections rdy and req. one control connection is desired, the corresponding token declaration in the QDL specification can include, in addition to port and type declarations, a command designating the sole control connection. The command can have the flow\_control = rdy\_only or  $flow\_control = req\_only.$ The default configuration (both rdy and reg) can also be explicitly declared as flow\_control = rdy\_req.

### 4B. Atom: HDL Code

The token and Atom QDL specifications 40, 50 shown in Figs. 4 and 5 are used in conjunction with a template HDL (e.g. Verilog) file for Atom qa\_mvp16 to automatically generate a final HDL file for Atom qa\_mvp16. The template file is set up by an engineer. The Automatic Configuration Tool (ACT) is

10

QUA-102/US 08/08/00

then used to process the QDL specification to add code to the template file and thus automatically generate the final HDL file for Atom qa\_mvp16. The added code serves to establish connections between the pre-defined internal logic of the Atom and QDL-defined external bus wires.

Fig. 6-A shows exemplary code 60a from the preferred Verilog template file of Atom qa\_mvp16. In addition to code 60a, the template includes Verilog code for the internal logic of Atom qa\_mvp16, for example the registers, adders, multipliers for a conventional MPEG-2 video parser (not shown). The internal logic code is pre-designed by the engineer by well-known methods.

Code **60a** comprises a plurality of macros (instructions), shown in bold in Fig. **6-A**. The Automatic Configuration Tool (ACT) processes the macros to add the desired interface HDL code to the templates. Code **60a** includes five macros, which instruct the ACT to generate HDL code for: a port list (QDL\_PORT\_LIST), a parameter list (QDL\_PARAM\_LIST), bus definitions (QDL\_BUS\_DEFS), port declarations (QDL\_PORT\_DECL), and port wires (QDL\_PORT\_WIRE). The wire declarations are examples of data type declarations. Other data type declarations can be, for example, register declarations.

25

30

Each macro declaration is enclosed between comment signs, and is thus ignored by the HDL compiler but not by the ACT. The macros replace the sections of code in which a designer would otherwise put the interface port list, port declarations, bus definitions, wire declarations, and parameter list.

Figs. **6-B** through **6-F** show Verilog exemplary code added to the template Verilog file of Atom  $qa_mvp16$  by processing the five macros of Fig. **6-A**, respectively. The information needed for

5

10

QUA-102/US 08/08/00

the processing of the macros is taken from QDL code 40, 50 shown in Figs. 4 and 5.

Fig. **6-B** shows an exemplary port list **60b** generated by the ACT by processing the port list macro QDL\_PORT\_LIST of Fig. **6-A**. Port list **60b** includes a listing of all ports corresponding to the fields shown in Fig. **2**. To generate port list **60b**, the ACT incorporates the token bus field declarations of Fig. **4** into the token declarations of Fig. **5**. Declarations for the required rdy/req connections for each token bus are automatically generated from QDL code **50**. Declarations for the required ports clk and rst are also automatically generated.

Fig. 6-C shows an exemplary parameter list 60c generated by the ACT by processing the parameter list macro QDL\_PARAM\_LIST of Fig. 6-A. Parameter list **60c** lists 3 parameters: bitstream number BSN and the bitstream width BSW defined in the atom QDL specification 50 (Fig. 5), and a connection number parameter MVP NR. The definition of BSW shown in Fig. 6-C is a boolean restatement of the BSW = log2(BSN)definition in the QDL specification 50 of Fig. 5. connection number MVP\_NR is set by default to 1, but can be set at the Molecule level to be equal to the number of objects connected to the bus MVP, as will be apparent from the description below. The parameter MVP\_NR is not explicitly declared in the QDL specification 50, and it is automatically generated by the ACT.

Fig. 6-D shows an exemplary set of bus definitions 60d generated by the ACT by processing the bus definition macro QDL\_BUS\_DEFS of Fig. 6-A. For each token field 14b, 16b shown in Fig. 3, the ACT defines parameters such as field\_MSB (most-significant bit), field\_LSB (least significant bit), and

field\_W (width). For each token BS and MVP, a total width parameter token\_all is further generated by summing the widths of the component fields of the token.

- Fig. 6-E illustrates an exemplary set of port declarations 60e generated by the ACT by processing the port declaration macro QDL\_PORT\_DECL of Fig. 6-A. The port declarations define the fields of the token buses bs and mvp as inputs or outputs, and specify bit ranges for the fields. The bit ranges incorporate the bus definition parameters shown in Fig. 6-D, as well as the parameter MVP\_NR (the number of cores connected to the output token bus) shown in Fig. 6-C.
  - Fig. 6-F shows an exemplary set of port wires 60f generated by the ACT by processing the port wire macro QDL\_PORT\_WIRE of Fig. 6-A. As illustrated, wires and associated bit ranges are declared for the signal outputs shown in Fig. 2.

The above-described ports and wires are connected to the predesigned internal logic of Atom  $qa\_mvp16$  through instantiated standard QuArc interfaces (library cells). These library cells implement the rdy/req token transfer protocol and associated timing constraints.

Figs. 6-G and 6-H illustrate exemplary Verilog code 60g-h for instantiated standard QuArc input and output interfaces ql\_qi and ql\_qo, respectively. The two interfaces establish connections between the internal logic of Atom qa\_mvp16 and the various fields of buses vp\_bs and vp\_mvp. For example, input interface ql\_qi connects its pre-defined data connection .idata to the input token bus vp\_bs. Similarly, output interface ql\_qo connects its predefined data connection .odata to the output token bus vp\_mvp.

4C. Atom: Software Code

5

10

25

30

Preferably, the system designer implements an algorithmic (bit-accurate) model of circuit 10 in an object-oriented software language such as C++ or Java. Preferably, for each Atom of circuit 10, the system designer sets up template software files. If C++ is employed, it is preferred that the designer use two templates: a header (.hh) template and a main source (.cc) template. The header template is completely generic, and is identical for all Objects. The main source template is Object-specific. The template files are then processed by the ACT to generate the final software source code for circuit 10. In particular, the ACT generates code that sets up the communication (interfaces) to other Objects and any other required file input/output (I/O). Communication is preferably set up through C++ objects termed here "pipes." Each pipe corresponds to an Atom interface, and serves to transfer tokens to and from the pre-defined internal code implementing the Atom's algorithm.

Fig. 7-A shows exemplary C++ code 70a for a generic header template for an Object (Atom or Molecule). Boldface text indicates code be modified using QDL to specification information. As shown, code 70a includes two macros, which instruct the ACT to generate C++ code for pipe declarations (QDL\_FDS\_PIPE\_DECL) and for token declarations (QDL\_TOKEN\_DECL), as will be described in further detail The pipes are objects that transfer tokens to and from the core of interest. Code 70a further comprises instructions including the declaration QDL\_NAME, which is then replaced by the ACT with the actual name of the Object. In particular, code **70a** defines an Object class QDL\_NAME, and descriptor (or Object connection) class QDL\_NAME\_FDS. The class QDL\_NAME\_FDS contains the pipes corresponding to the core QDL\_NAME. The function sim\_logic simulates the internal

logic of the core, which is typically manually generated by the designer. The function sim\_core simulates the entire core.

- Fig. 7-B shows C++ code 70b generated from the generic header 5 Boldface text indicates code that is changed relative to the template code 70a. In code 70b, the actual Object name  $qa\_mvp16$  has replaced the generic Object name declaration QDL NAME. The declaration pipe macro QDL\_FDS\_PIPE\_DECL has been processed to generate declarations 10 two pipes, Qpipe vp\_bs\_fds and Qpipe vp\_mvp\_fds, corresponding to the token buses vp bs and vp mvp, respectively. The token declaration macro QDL\_TOKEN\_DECL has been processed to generate the token declarations VP\_BSToken p\_vp\_bs and VP\_MVPToken p\_vp\_mvp. The portions vp\_bs and  $vp\_mvp$  of the pipe and token names are taken from the QDL specification 50 of Atom qa\_mvp16 (Fig. 5).
  - Fig. **7-C** shows exemplary C++ code **70c** for the main source (.cc) template for Atom qa\_mvp16. As with code 70a, code 70c contains references to the core name QDL\_NAME. Code 70c further contains three macros, which instruct the ACT to generate C++ code for: constant initializations (QDL\_CONST\_INIT), input connections (QDL\_INPUT\_CONNECTIONS), and output connections (QDL\_OUTPUT\_CONNECTIONS). The object pf\_des specifies all the pipes of interest for the class of Atom qa\_mvp16.
- Fig. **7-D** illustrates C++ code **70d** generated from the main source code **70c** and the QDL specification **50** of Atom *qa\_mvp16*, shown in Fig. **5**. The actual Object name *qa\_mvp16* has replaced the generic Object name declaration QDL\_NAME. The constant initialization macro QDL\_CONST\_INIT has been processed to generate initializations of the input and output tokens

10

 $p\_vp\_bs$  and  $p\_vp\_mvp$ , respectively. The input connection macro QDL\_INPUT\_CONNECTION has been processed to specify a data source (the pipe  $vp\_bs\_fds$ ) for the input token  $p\_vp\_bs$ . The output connection macro QDL\_OUTPUT\_CONNECTION has been processed to specify a sink (the pipe  $vp\_mvp\_fds$ ) for the output token  $p\_vp\_mvp$ .

The discussion above has shown in detail how HDL and software code is automatically generated from the QDL specification of an exemplary Atom. Automatically-generating HDL and software code for an exemplary Molecule is described in detail below.

# 5. Molecule: QDL Specification, HDL Code, Software Code

The preferred methodology and syntax for automatically generating HDL and software code for a molecule will be exemplified for the Molecule  $qm_miq1$  shown in Fig. 1.

# 5A. Molecule: QDL Specification

Figs. 8-A and 8-B illustrate two parts 80a-b of the preferred QDL specification for the Molecule  $qm_miq1$  shown in Fig. 1. Fig. 8-A shows code 80a including parameter, port, and token declarations similar to those of Fig. 5, while Fig. 8-B illustrates molecule-specific QDL code 80b.

25 As illustrated by the #include statement in Fig. 8-A, the QDL specification of Molecule  $qm\_miq1$  incorporates by reference the specifications of the component Objects Molecule qm\_miq1. Code 80a further includes: declarations of parameters (BSN, BSW), required ports (clk, rst\_), and input 30 and output tokens (*vp\_mvp* and *dat*, respectively). As illustrated for the token of type dat, a port name for a token is not required if that token is the only of a given type within circuit 10. Moreover, the token declarations can

10

include parameter values, as illustrated by the value 16 assigned to the data width parameter  ${\it DW}$  of token  ${\it dat}$ .

As shown in Fig. **8-B**, code **80b** includes instantiation commands for each of the component Atoms  $qa_miqa$  and  $qa_miqc$  of Molecule  $qm_miq1$ . For each Object, code **80b** specifies its type (object= in Fig. **8-B**), as well as a unique instance name (name= in Fig. **8-B**). The instance name is particularly important if two sub-Objects of the same type are instantiated within the same Molecule. Each instantiation command includes declarations of parameters (BSN, BSW), required ports, and Object connections. As illustrated, Atom  $qa_miqa$  is connected to token buses  $vp_mvp$  and iqz, while Atom  $qa_miqc$  is connected to token buses iqz and dat. Each of the Atoms is further connected to on-chip RAM.

Each of the instantiation commands further includes a RAM connection macro. The RAM connection macro specifies labels for its read and write connections, the size of the RAM module, and the width of the RAM bus. For atom  $qa_miqa$ , the read and write connection labels are q, the RAM size is  $2^7$  bits, and the RAM bus width is 16 bits. For atom  $qa_miqc$ , the read and write connection labels are z, the RAM size is  $2^6$  bits, and the RAM bus width is 12 bits.

25

30

The input and output token buses <code>vp\_mvp</code> and <code>dat</code> are both connected to external Objects, as illustrated by the <code>connect</code> commands in Fig. 8-A. Generally, an input bus can be set to receive a constant input, for example an input selecting a certain constant function for an Object. To connect an input bus to a constant source, the <code>connect</code> command can be replaced by a command of the form <code>constant {type = <token\_name>; port = <port\_label>; value = <expression>}, where expression is a Verilog constant expression identifying the input source</code>

30

5

10

QUA-102/US 08/08/00

for the input bus. Similarly, an output bus can remain unconnected if its corresponding token is not needed elsewhere. To leave an output bus unconnected, the connect command is replaced by a command of the form no\_connect {type = <token\_name>; port = port\_label}.

5B. Molecule: HDL Code

The QDL specification 80a-b illustrated in Figs. 8-A and 8-B is used in conjunction with a generic Molecule template to automatically generate HDL code for Molecule qm\_miq1. shows the preferred generic Molecule template 90a. Template 90a consists of the Atom template HDL code 60a (Fig. 6-A), with an Object instantiation macro (QDL\_INSTANCE) replacing the Atom's manually-designed internal logic. instantiation macro QDL\_INSTANCE directs the ACT to instantiate the component Objects of the Molecule.

The port list, parameter list, bus definition, port declaration, and port wire macros of code **90a** are processed to generate Verilog code for Molecule  $qm_miq1$ . The generated Verilog code is similar to the Verilog code shown for Atom  $qa_mvp16$  in Figs. **6-B** through **6-F**, with the token bus dat replacing the token bus  $vp_mvp$ . The parameter  $DAT_nR$  defines the bit ranges for the  $dat_rdy$  and  $dat_req$  output control connections.

Fig. **9-B** shows exemplary Verilog code **90b** for Molecule  $qm_miq1$  generated by processing the instantiation macro QDL\_INSTANCE. Code **90b** comprises code for the two component Atoms  $qa_miqa$  and  $qa_miqc$  of Molecule  $qm_miq1$ . Code **90b** connects the internal interface wires of each atom (.clk, .rst\_, .mvp\_rdy, etc.) to the corresponding external wires (clk, rst\_, mvp\_rdy, etc.). The internal wires include standard wires (.clk, .rst\_), token bus wires (.mvp\_mpeg, .mvp\_layer, etc.), control

30

QUA-102/US 08/08/00

wires (.mvp\_rdy, .mvp\_req, etc.) and RAM interface wires (.qaddr, .qrde, etc.). RAM modules are instantiated in a similar manner.

5 5C. Molecule: Software Code
The header template (.hh) code 70a shown in Fig. 7-A can be used for both Atoms and Molecules. Fig. 10-A shows exemplary C++ code 100a generated by processing the generic header code 70a and the QDL specification 80a-b of Molecule qm\_miq1, shown in Figs. 8-A and 8-B. Automatically-added code is shown in bold.

As shown in Fig. 10-A, the molecule name  $qm_miq1$  replaces the generic call QDL\_NAME throughout the header file. The pipe declaration macro QDL\_FDS\_PIPE\_DECL is expanded into declarations of the pipes  $vp_mvp_fds$  and  $dat_fds$ , each corresponding to one of the buses of Molecule  $qm_miq1$ . The token declaration macro QDL\_TOKEN\_DECL is expanded into token declarations for the input and output tokens  $p_vp_mvp$  and  $p_dat$  of Molecule  $qm_miq1$ .

Fig. 10-B shows exemplary C++ code 100b from the main source (.cc) template for Molecule qm\_miq1. Code 100b is identical to code 70c (Fig. 7-C) for the atom main source template, except that the body of the sim\_logic function contains an instantiation macro QDL\_INSTANCE instead of the atom algorithm. As with code 70c, code 100b includes a constant initialization macro QDL\_CONST\_INIT, an input connection macro QDL\_INPUT\_CONNECTIONS, and an output connection macro QDL\_OUTPUT\_CONNECTIONS.

Fig. 10-C shows C++ code 100c generated by the ACT by processing the instantiation macro QDL\_INSTANCE of Fig. 10-B and the molecule QDL specification 80a-b of Figs. 8-A and 8-B.

25

5

QUA-102/US 08/08/00

Code **100c** instantiates the component Objects qa\_miqc and qa\_miqa of Molecule qm\_miq1, and connects their interfaces via Unix pipes. Code **100c** includes a first section **102** which creates the Atom qa\_miqc and starts its simulation, and a second section **104** which creates the Atom qa\_miqa and starts its simulation.

Fig. 10-D shows C++ code 100d generated by the ACT by processing the QDL\_CONST\_INIT, QDL\_INPUT\_CONNECTIONS, and QDL\_OUTPUT\_CONNECTIONS macros of code 70c. Code 100d is similar to the atom code 70d shown in Fig. 7-D, with the token buses  $vp_b$  and  $vp_mvp$  replaced by the token buses  $vp_mvp$  and dat, respectively.

#### 6. Test Benches

Once the designer has generated HDL and software language models for circuit 10 and its component Objects, circuit 10 and its component Objects are tested. Preferably, benches are generated automatically by the ACT from the QDL specifications of circuit 10 and its component Objects. benches are built for entire circuit 10 and for component parts of circuit 10. The test benches are preferably built from the QDL specification of the Object to be tested, from pre-designed templates of standard test bench modules, and from an input source. The system designer simply specifies to the ACT the Object for which a test bench needs to be built and an input source for the Object. The needed test bench code is then generated automatically.

Figs. 11-A and 11-B show two alternative test benches (test environments) 110a, 110b, respectively, constructed to test the HDL model of Molecule qm\_miq1. Test benches 110a, 110b are preferably implemented on a general-purpose computer such as Unix workstation.

30

5

10

QUA-102/US 08/08/00

As shown in Fig. 11-A, test bench 110a includes a test input token source 120, an HDL simulation module 130 connected to source 120, a software language model 150 of Molecule  $qm_miq1$ , and an HDL interconnection module 140 interconnecting HDL module 130 and software language module 150.

Input token source 120 is preferably a file containing a plurality of test input tokens representative of the data received by Molecule qm\_miq1. HDL module 130 comprises an HDL (e.g. Verilog) model 132 of Molecule qm\_miq1, driver module 134, and an HDL bus receiver module 136. Driver module 134 is connected to token source 120, for receiving test input tokens from token source 120. Driver module 134 is further connected to the Atom qa\_miqa of HDL model 132 through the token bus mvp, for transmitting test input tokens Atom qa\_miqa. Receiver module **136** is connected Atom qa\_miqc through the token bus dat, for receiving output tokens generated by HDL model 132. HDL model 132 generates the output tokens by processing the input tokens received from driver module 134. The connections between model 132 and modules 134, 136 each include a standard rdy/req control pair.

Interconnection module 140 comprises a software model driver module 142, an *iqz* bus monitor module 144, and a *dat* bus monitor module 146. Driver module 142 is connected to the output of driver module 134, for receiving input tokens from driver module 134. Monitor module 144 is connected to the output of the Atom *qa\_miqa* of HDL model 132, for receiving tokens transferred from Atom *qa\_miqa* over the token bus *iqz*. Monitor module 146 is connected to the Atom *qa\_miqc* of HDL model 132, for receiving tokens transferred from Atom *qa\_miqc* over the token bus *dat*. Monitor modules 144, 146 monitor the

5

10

QUA-102/US 08/08/00

passage of tokens over buses iqz and dat, respectively, without affecting the token passage.

Software model 150 is a software-language (e.g. C++-written executable) model of Molecule qm\_miq1. Model 150 has an input token bus mvp for receiving input tokens, an output token bus dat for transmitting output tokens, and an internal token bus iqz for transferring tokens between its component Atoms qa\_miqa and qa\_miqc. The buses mvp, iqz, and *dat* connected to driver module 142, iqz monitor module 144, and dat monitor module 146, respectively. Each connection between software model **150** and interconnection module 140 preferably implemented over a Unix pipe 152 and a Verilog Programming Language Interface (PLI) 154.

To verify HDL model 132, the system designer commences the execution of modules 130, 140, and 150. Bus driver module 134 sequentially retrieves input tokens from input source 120, and transmits the input tokens to HDL model 132 and software model driver 142. For each input token received from bus driver module 134, HDL model 132 generates an output token which it then makes available for transmission over its dat bus. The output token is transmitted to bus receiver module 136 and dat bus monitor module 146. HDL model 132 further generates an intermediate token, which is transmitted over bus iqz to Atom  $qa\_miqc$  of model 132 and to iqz bus monitor module 144.

Software model driver **142** transmits each input token to the Atom qa\_miqa of software model **150**. For each input token received, software model **150** generates an output token corresponding to the bus dat, and an intermediate token corresponding to the bus iqz. The output token is transmitted

30

5

10

QUA-102/US 08/08/00

to dat bus monitor module **146**, while the intermediate token is transmitted to iqz bus monitor module **144**.

Bus receiver module 136 serves to verify that the standard rdy/req QuArc interface for the bus dat of HDL model 132 functions properly. Bus monitor modules 144 and 146 compare the corresponding tokens received from HDL model 132 and software model 150. If the tokens are not identical, it is presumed that there is an error in the system design. Ideally, each output and intermediate token produced by HDL model 132 is identical to a corresponding token generated by software model 150.

For simplicity, the preceding discussion has illustrated the functioning of a test bench for a single input token and a single output token. Generally, there need not be a 1-to-1 correspondence between input and output tokens. An object under test can generate one or more output tokens from one or more input tokens. Generally, a monitor module is connected to each intermediate bus and output bus of the object to be tested, and each input bus of the object is connected to an input token source.

As shown in Fig. 11-B, test bench 110b includes a test input token source 220, an HDL simulation module 130, a software language module 250 connected to token source 220, and an HDL interconnection module 240 interconnecting HDL module 130 and software language module 250. Token source 220 is preferably a file containing test input tokens representative of a video bitstream received by Atom qa\_mvp16. Module 250 includes software language model 150 of Molecule qm\_miq1, a software language model 156 of Atom qa\_mvp16, and software language models of the other Objects of the circuit under design. The output of model 156 is connected to HDL bus driver module 134.

Interconnection module 240 comprises iqz bus monitor module 144, and dat bus monitor module 146. As in test bench 110a (Fig. 11-A), modules 144 and 146 receive input from the iqz and dat buses of model 132, respectively. Modules 144 and 146 further receive corresponding iqz and dat tokens from software model 150. As in test bench 110a, all connections between software models and hardware modules are preferably implemented over Unix pipes and Verilog PLI.

10

5

During the operation οf test bench 110b, model **156** sequentially retrieves test input tokens from input token For each test input token received, model 156 sends a corresponding output token to bus driver module 134 and Atom qa\_miqa of model 150. Bus driver module 134 sends each token to Atom qa\_miqa of model 132. As described above, bus monitor modules 144, 146 receive the tokens corresponding to the buses iqz and dat from HDL model  ${f 132}$  and software model **150**. Each token generated by HDL model 132 is then compared to the corresponding token generated by software model 150.

25

In both test benches 110a-b, software model 150 and HDL model 132 run in parallel, and the simulation results are available and compared in real-time, as they are generated. Consequently, design errors can be identified without waiting for the simulation of an Object or of the entire circuit to end. The early identification of design errors allows shortening the time required for debugging, and simplifies the debugging process.

30

There is no need to manage a large number of input (stimulus) and output (result) files. Typically, if the software and hardware simulations were to be run independently, a large

number of input and output files need to be stored and managed. Furthermore, the automatic generation of the test benches from the QDL specification greatly reduces the time required to set up the test benches.

5

10

# 7. Synthesis Constraints

Once an HDL design has passed all desired verification and testing, the HDL design can be synthesized. The design can be synthesized using commercially-available synthesis tools, such as those marketed by Synopsys, Inc. The synthesis tools generate suitable logic for implementing the circuit from the HDL code for the circuit, a logic library, and a synthesis script which defines synthesis constraints. To facilitate a robust and efficient operation of the circuit, it is preferred that all interface signals adhere to a set of predetermined timing and other synthesis constraints. Adherence to the synthesis constraints ensures the preferred one-token-percycle operation of a circuit designed according to the present The preferred synthesis constraints are described invention. below.

The logic driving any output signal may use no more than a predetermined fraction (e.g. <50%, preferably <25%) of the cycle time (clock edge to data output). Furthermore, the logic receiving any input signal may use no more than a predetermined fraction (e.g. <50%, preferably <25%) of the cycle time, including the set-up time of any flip-flop. The above constraints facilitate token transfer on the same clock cycle as the assertion of a rdy/req signal pair.

30

25

Preferably, all tokens come directly from a register and go directly into a register. Requiring tokens to come out directly from a register allows reduced clock-to-output delays, while requiring tokens to go directly into a register

5

10

QUA-102/US 08/08/00

allows reduced set-up times. To implement the two above token transfer conditions, a more stringent timing constraint can be imposed for the token buses than for the control (rdy/req) buses. For example, the logic driving any token bus output can be required to use no more than a suitable predetermined fraction of the clock cycle. The fraction is chosen to be small enough to preclude the logic synthesis tools from inserting combinational logic at the Object inputs and outputs. Preferably, the fraction is set to 15% of the cycle time.

Since typically data transfer to and from RAM need not occur on the same clock cycle as the corresponding control signal(s), less stringent timing constraints can be used for RAM signals than for other buses. Preferably, all logic driving RAM output signals (read/write enable, address, write data) is allowed to use up to 75% of the cycle time.

It is preferred that all outputs have a standard capacitive load applied thereto. The standard capacitive load can be, for example, at least 5, preferably 20, times the input pin load of a standard-size inverter. The capacitive load ensures the generated signal strength is sufficient transmission to multiple receivers. In addition, all inputs preferably have a preset drive strength, preferably substantially equal to the drive of a standard 2-input NAND The drive strength sets a limit on the signal strength required to drive the input.

The above-described constraints are preferably implemented through commands in the synthesis script used by the synthesis tools. The synthesis script is automatically generated by the ACT from a synthesis script template and the QDL specification of the circuit to be synthesized. The template includes

30

5

10

QUA-102/US 08/08/00

generic script code, while the ACT generates design-specific script code.

12-B Figs. 12-A and show exemplary generic Synopsys Tcl code **320a-b**, DesignCompiler script respectively. and code **320b** can be part of the Code **320a** same Code 320a (Fig. 12-A) sets up symbolic names for the values of various synthesis timing parameters. For example, general interface input and output delay parameters (if\_input\_delay, if\_output\_delay) are set to 75% of the cycle time minus the clock skew. Setting the input delay parameter to 75% of the clock cycle leaves 25% of the clock cycle for local buffering and register set-up, as required by the preferred constraint described above. Token delay parameters (token\_input\_delay, token\_output\_delay) are set to 85% of the cycle time minus the clock skew. RAMinput (read-data) and output (addr/enables/write-data) delay parameters (ram input delay, ram\_output\_delay) are set to 75% and 25%, respectively, of the clock cycle time minus the clock skew. Code **320a** further defines load and drive parameters def\_load, gif\_load, and defdrive, for implementing the above-described capacitive load and drive strength conditions.

Code 320b (Fig. 12-B) includes script code for a generic procedure for applying timing constraints to an input token bus. Code 320b sets delays for signals entering and leaving each core (set\_input\_delay, set\_output\_delay), capacitive loads for output ports (set\_load or set\_port\_fanout\_number), and drive strengths for input ports (set\_drive set\_driving\_cell). Similar code to the one shown in Fig. 12-B can be used to implement constraints for output token buses and RAM interfaces.

30

5

10

QUA-102/US 08/08/00

To apply the above-described constraints to circuit 10 (Fig. 1), the ACT generates all required script function calls from the QDL specification of circuit 10. For example, to apply the input and output token bus constraints to Atom  $qa_mvp16$ , the ACT automatically generates commands like QsynSetTokenInConstraint  $vp_bs$  and QsynSetTokenOutConstraint  $vp_mvp$ , where the bus names  $vp_bs$  and  $vp_mvp$  are taken from the QDL specification 50 (Fig. 5) of Atom  $qa_mvp16$ .

#### 8. Discussion

The preceding discussion exemplifies the reduction in workload required to design an integrated circuit according to the preferred embodiment of the present invention, as compared to a method involving manually writing all the required HDL, software model, test bench, and synthesis constraint code. To build a circuit from pre-designed cores, the system designer writes manually only the relatively concise QDL specification of the circuit. The ACT then automatically generates extensive HDL model, software model, test bench, and synthesis constraint code.

The central QDL specification allows a reduction in the overhead required for design maintenance. Changes made to the QDL specification propagate to all relevant HDL, software, and test bench objects. Thus, changes in a design do not require extensive code writing or coordination between engineers working on different parts of the design. All relevant Objects are automatically mutually consistent. The ODL specification also serves as a centralized form of documentation for the design.

Automatically-generating synthesis constraints further reduces the time required to build an integrated circuit according to the preferred embodiment of the present invention. The

30

5

QUA-102/US 08/08/00

synthesis constraints make the inter-Object signal delays predictable. The inter-Object delays are kept to under one clock cycle, and thus should not slow down the operation of the circuit. Only a small number of wires, such as the wires carrying the clock signal clk, are routed globally. Predicting wire delays is a problem of particular importance for large systems-on-chip implemented using high-density manufacturing processes (0.25  $\mu$ m and below).

A skilled artisan can readily produce an Automatic Configuration Tool of the present invention by supplying the above-described syntax to a publicly-available compiler such as Yet Another Compiler Compiler (YACC). The compiler can be readily used to generate a suitable Automatic Configuration Tool from the above-described syntax and methodology.

invention further provides computer present programmed to perform a method of the present invention, computer-readable media encoding instructions to perform a method of the present invention, as well as integrated circuits and circuit representations designed according to a method of the present invention. Suitable computer-readable media include, without limitation, magnetic disks, hard drives, CDs, DVDs, Flash ROM, non-volatile ROM, and RAM. Integrated circuit representations include, limitation, software language, HDL, netlist, and logic layout representations of the circuit.

It will be clear to one skilled in the art that the above embodiments may be altered in many ways without departing from the scope of the invention. While the preceding discussion has focused on an exemplary integrated circuit, the skilled artisan will appreciate that the described systems and methods apply to other integrated circuits, as well as to integrated

10

QUA-102/US 08/08/00

circuits forming parts of the circuit illustrated above. methodology described above can be used for designing cores for a variety of applications, including digital signal processing (DSP) modules, discrete cosine or inverse cosine transform (DCT, IDCT) modules, arithmetic logic units (ALU), central processing units (CPUs), bit stream parsers, memory controllers. The ready and request signals may be multi-bit signals. Automatically-generated code can include declarations of data types other than wires -- e.g. registers. While the preceding discussion illustrates the invention with reference to a Verilog/C++/Unix implementation, the invention is not limited to the particular languages or environments used as examples. The Hardware Description Language employed can be Verilog, VHDL, or any other suitable hardware description language. The software language used can be C++, Java, C or any other suitable software language. A method of automatically generating code for interconnecting cores according to the present invention need not be limited to the described preferred architecture and interface protocol. Accordingly, the scope of the invention should be determined by the following claims and their legal equivalents.

1 CLAIMS

2

What is claimed is:

4

2

3

4

5

6

7

8

- 1. A computer-implemented method of designing an integrated circuit, comprising the steps of:
  - a) establishing a central specification for the integrated circuit, the central specification designating a plurality of data-driven cores and a plurality of interconnections between the cores;
  - b) establishing a set of software language models for the cores, each software language model implementing an internal algorithm of one of the cores;
  - c) establishing a set of hardware description language models for the cores, each hardware description language model implementing an internal logic of one of the cores;
  - d) generating software language core interconnection code for inteconnecting the software language models according to the central specification, to generate a software language model of the circuit; and
  - e) generating hardware description language core interconnection code for interconnecting the hardware description language models according to the central specification, to generate a hardware description language model of the circuit.

23

2

3

4

5

6

20

21

22

- 2. The method of claim 1 wherein:
  - a) the central specification designates a set of input tokens and a set of output tokens for each core; and
  - b) the central specification designates a set of token fields for each interconnection.

- 3. The method of claim 2 wherein generating the hardware description language core interconnection code comprises generating a set of port declarations from the sets of token fields, input tokens, and output tokens defined in the central specification.
- 4. The method of claim 2 wherein generating the hardware description language core interconnection code comprises generating an interface port list from the sets of token fields, input tokens, and output tokens defined in the central specification.
- 5. The method of claim 2 wherein generating the hardware description language core interconnection code comprises generating a set of data type declarations from the sets of token fields, input tokens, and output tokens defined in the central specification.
- 6. The method of claim 2 wherein generating the hardware description language core interconnection code comprises generating a set of bus definitions from the sets of token fields, input tokens, and output tokens defined in the central specification.
- 7. The method of claim 2 wherein:
  - a) at least one of the token fields defined in the specification includes a token field parameter; and
  - b) the central specification further comprises an assignment of a value for the token field parameter.

8. The method of claim 1 further comprising generating a hardware description language declaration for a clock input port and a reset input port for each of the cores.

4 5

1

1

2

3

9. The method of claim 1 wherein, for each core:

2 3 a) the central specification defines a set of core parameters; and

4

b) generating the hardware model comprises generating a set of hardware description language parameter declarations from the set of core parameters.

7

10. The method of claim 1 wherein:

simulation of the circuit.

for each core, the central specification defines a a) set of input tokens and a set of output tokens; and

b) generating the software model comprises generating declarations for a set of pipes and a set of tokens from the sets of input tokens and output tokens defined in the central specification, each pipe serving to transfer tokens between the cores.

The method of claim 1 further comprising the step of 11.

generating a test bench for the integrated circuit, the test bench including the hardware model and the software model, for comparing a result of a software simulation of the circuit to a result of a hardware

7

1 2 12. The method of claim 11 wherein the test bench comprises a bus driver module for driving the hardware model of the integrated circuit.

13. The method of claim 11 wherein the test bench further comprises a software-driver module for driving the software model of the integrated circuit.

4 5 1

2

3

1

2

3

14. The method of claim 11 wherein the test bench further comprises a monitor module for comparing the result of the software simulation to the result of the hardware simulation.

4 5

1

15. The method of claim 11 wherein the test bench further comprises a bus receiver module for requesting tokens from the hardware model.

16. The method of claim 1, further comprising the steps of:

- a) driving the hardware model with a simulation hardware input;
- b) driving the software model with a simulation software input;
- c) detecting a response of the hardware model to the simulation hardware input;
- d) detecting a response of the software model to the simulation software input; and
- e) comparing the response of the hardware model to the simulation hardware input to the response of the software model to the simulation software input.

13 14

1

2

10

11

12

17. The method of claim 16 wherein steps (b) and (e) are performed at least in part concurrently with a simulation of the hardware model.

3

1 2

18. The method of claim 1 further comprising the step of generating a synthesis constraint for the circuit.

19. The method of claim 18 wherein the synthesis constraint limits the fraction of a clock cycle used by a core interface.

20. The method of claim 1 wherein generating the hardware description language model comprises the step of instantiating a hardware subcore model forming part of one of the cores.

21. The method of claim 20 wherein generating the software model comprises the step of instantiating a software subcore model forming part of one of the cores.

22. The method of claim 1 wherein generating the software model comprises the step of instantiating a software subcore model forming part of one of the cores.

23. The method of claim 1 wherein the plurality of interconnections comprises a dedicated interconnection connecting a first core and a second core, the first interconnection comprising:a) a ready connection for carrying a ready signal

from the first core to the second core, the ready signal being indicative of a readiness of the first core to transmit a token to the second core;

b) a request connection for carrying a request signal from the second core to the first core, the request signal being indicative of a readiness of the second core to receive the token from the first core; and

c) a token bus for transmitting the token from the first core to the second core upon a synchronous

assertion of the ready signal and the request signal.

18

2

3

4

5

6

7

8

9

- 24. A computer-implemented method of designing an integrated circuit, comprising the steps of:
  - a) establishing a central specification for the integrated circuit, the central specification designating a plurality of data-driven cores and a plurality of interconnections between the cores;
  - b) for each core, establishing hardware description language template code for an internal logic of the core;
  - c) for each core, establishing software language template code for an internal algorithmic functionality of the core;
  - d) processing the central specification to generate software language core interconnection code for interconnecting the software language template code for the cores, to generate a software language model of the circuit; and
  - e) processing the central specification to generate hardware description language core interconnection code for interconnecting the hardware description language template code for the cores, to generate a hardware description language model of the circuit.

23

2

3

4

21

22

the hardware 24 wherein The claim 25. method of interconnection code description language core comprises an interface port list, a set of port declarations, a set of interface bus definitions, and a set of data type declarations.

26. The method of claim 25 wherein the port list comprises a global clock port and a reset port for each core.

341

1

2

27. The method of claim 24 wherein the software language core interconnection code comprises a set of pipe declarations and a set of token declarations.

341

2

28. The method of claim 24, further comprising the step of processing the central specification to add a parameter list to the hardware description language template code.

3 4

2

29. The method of claim 24, further comprising the step of processing the central specification to add a parameter list to the software language template code.

6

7

8

9

10

11

12

13

14

15

- 30. A computer-implemented method of designing an integrated circuit, comprising the steps of:
  - a) establishing a central specification for the integrated circuit, the central specification designating a plurality of cores and a plurality of dedicated interconnections between the cores;
  - b) generating a software language, functional model of the integrated circuit from the central specification and from a set of software language, functional models of the cores;
  - c) generating a hardware description language model of the integrated circuit from the central specification and from a set of hardware description language models of the cores;
  - d) generating a test bench for the circuit from the hardware description language model and the software

language model, for comparing a result of a software simulation of the circuit to a result of a hardware simulation of the circuit; and

2.0

21

2223

1

2

3

4

5

2

3

4

5

6

7

8

9

10

- e) generating a set of logic synthesis constraints for the circuit from the central specification, for constraining a logic synthesis of the circuit.
- 31. A computer-implemented method of designing an integrated circuit, comprising the steps of:
  - a) establishing a central specification for the integrated circuit, the central specification designating a plurality of data-driven cores and a plurality of interconnections between the cores;
  - b) generating a software language, functional model of the integrated circuit from the central specification and from a set of software language, functional models of the cores; and
  - c) generating a hardware description language model of the integrated circuit from the central specification and from a set of hardware description language models of the cores.
- 32. A computer system programmed to perform the steps of:
  - a) establishing a central specification for the integrated circuit, the central specification designating a plurality of data-driven cores and a plurality of interconnections between the cores;
  - b) generating a software language, functional model of the integrated circuit from the central specification and from a set of software language, functional models of the cores; and
  - c) generating a hardware description language model of the integrated circuit from the central

specification and from a set of hardware description language models of the cores.

14

2

3

4

5

7

8

9

1

2

3

4

5

6

7

8

9

10

- 33. A computer-readable medium encoding instructions to perform the steps of:
  - establishing a central specification for the integrated circuit, the central specification designating a plurality of data-driven cores and a plurality of interconnections between the cores;
  - b) generating a software language, functional model of the integrated circuit from the central specification and from a set of software language, functional models of the cores; and
  - c) generating a hardware description language model of the integrated circuit from the central specification and from a set of hardware description language models of the cores.
  - 34. A computer-readable medium encoding a representation of an integrated circuit designed by the method of claim 31.
  - 35. An integrated circuit designed by the method of claim 31.
  - 36. A circuit design apparatus comprising:
    - central establishing а device for storage a) integrated circuit, the specification for central specification designating a plurality οf of plurality and а data-driven cores interconnections between the cores;
    - b) software interconnection means for generating a software language, functional model of the integrated circuit from the central specification and from a set of software language, functional models of the cores; and

QUA-102/US 08/08/00


c)	hardware	description	language	interco	nnecti	on means
	for gener	ating a hard	dware desc	ription	langua	.ge model
	of the	integrated	circuit	from	the	central
	specifica	tion and fro	m a set c	of hardwa	are des	cription
	language	models of th	e cores.			


QUA-102/US 08/08/00

#### Automatic Code Generation for Integrated Circuit Design

#### ABSTRACT

An integrated circuit is designed by interconnecting predesigned data-driven cores (intellectual property, functional blocks). Hardware description language (e.g. Verilog or VHDL) and software language (e.g. C or C++) code for interconnecting the cores is automatically generated by software tools from a central circuit specification. The central specification recites pre-designed hardware cores (intellectual property) and the interconnections between the cores. HDL and software language test benches, and timing constraints are also automatically generated from the central specification. The automatic generation of code simplifies the interconnection of pre-existing cores for the design of complex integrated circuits.








FIG. 3-A

```
token bs
                     {
                             sig {
                                    field
                                           = id;
                             sig {
                                    field
                                           = data:
                                    range = [15:0;]}
      token mvp
                     {
                             sig {
                                    field
                                           = mpeg}
                             sig {
                                    field
                                           = layer;
                                                              40
                                    range = [3:0];
                             sig {
                                    field
                                           = ext;
                                                             FIG. 4
                                    range = [3:0];
                             sig {
                                    field
                                           = code:
                                    range = [3:0];
                             sig {
                                    field
                                           = data:
                                    range = [15:0];}
     object qa mvp16
                            {
                                   param BSN = 'MVP BSN:
                                   param BSW = LOG2(BSN);
             input
                                   port
                                           = clk;
                                                                  50
             input
                                           = rst_;}
                                   port
             token in
                                   type
                                           = bs:
                                   port
                                           = vp;
            token out
                                   type
                                           = mvp;
                                           = vp;}
                                   port
FIG. 5
                                     (/* Start: QDL_PORT_LIST */
                                     clk
                             60b N
                                     rst
                                     vp bs id
  module QDL_MOD NAME
                                     vp_bs_data
    (/* QDL_PORT_LIST */):
                                     vp bs rdy
     /* QDL_PARAM LIST */
                                     vp bs req
     /* QDL BUS DEFS */
                                     vp_mvp_mpeg
     /* QDL PORT DECL */
                                     vp_mvp layer
     /* QDL_PORT_WIRE */
                                     vp mvp ext
 // Internal Logic Here:
                                     vp mvp code
 endmodule //QDL_MOD_NAME
                                     vp_mvp_data
                                     vp_mvp_rdy
FIG. 6-A
                                     vp_mvp_req
                                     /* End: QDL PORT LIST */);
                  60a
                        FIG. 6-B
```

```
/* Start: QDL_PARAM_LIST */
parameter BSN = 'MVP_BSN;
parameter BSW =
((BSN)<=2)?1:(((BSN)<=4)?2:(((BSN)<=8)?3:(BSN)<=16)?4:5))));
parameter MVP_NR = 1
/* End: QDL_PARAM_LIST */
```

```
60c
/* Start: QDL_BUS_DEFS */
                                                         FIG. 6-D
parameter
              BS_ID MSB
                                = (0);
parameter
              BS ID LSB
                                = (0);
              BS ID W
parameter
                                = (BS_ID_MSB - BS_ID_LSB + 1);
parameter
              BS DATA MSB
                                = (16-1):
parameter
              BS DATA LSB
                                = (0):
              BS DATA W
parameter
                                = (BS_DATA_MSB - BS_DATA_LSB + 1);
              BS ALL
parameter
                                = BS ID_W + BS_DATA_W;
parameter
              MVP MPEG MSB
                                = (0);
parameter
              MVP MPEG LSB
                                = (0);
parameter
              MVP_MPEG_W = (MVP_MPEG_MSB - MVP_MPEG_LSB + 1);
//some parameters cut out
parameter
              MVP_DATA MSB
                                = (15);
parameter
              MVP_DATA LSB
                                = (0);
parameter
              MVP_DATA_W = (MVP_DATA MSB -MVP DATA LSB + 1):
              MVP_ALL = MVP_MPEG W + MVP_LAYER_W +
parameter
                        MVP_EXT_W + MVP CODE W + MVP DATA W:
/* End: QDL BUS DEFS */
```

```
6<u>0d</u>
                                                                    60g
q1_qi #(BS_ALL, 1) qa_mvp16_qi (
                                                            FIG. 6-G
        .clk
                 (clk
                         ),
        .rst
                 (rst
        .idata
                ({vp_bs_id, vp_bs_data}),
        .irdy
                 (vp_bs_rdy),
        .ireq
                (vp_bs_req),
        .odata ({icmd, idata)},
                (irdy),
        .ordy
                (ireq),);
        .oreq
```

```
/* Start: QDL_PORT_DECL */
 input
                                             clk;
 input
                                             rst;
 input
                                             vp bs id;
 input [BS_DATA_MSB:BS_DATA_LSB]
                                             vp bs data:
 input [1-1:0]
                                             vp bs rdy;
 output [1-1:0]
                                             vp bs req;
 output
                                             vp mvp mpeg;
                                                             60e
output [MVP_LAYER_MSB:MVP_LAYER_LSB]
                                             vp mvp layer;
output [MVP_EXT_MSB:MVP_EXT_LSB]
                                             vp mvp ext;
output [MVP_CODE_MSB:MVP_CODE_LSB]
                                             vp_mvp_code;
output [MVP_DATA_MSB:MVP_DATA_LSB]
                                             vp mvp data;
output [MVP NR-1:0]
                                             vp mvp rdy;
input [MVP NR-1:0]]
                                             vp_mvp req;
/* End: QDL PORT DECL */
/* Start : QDL_PORT_WIRE */
wire [1-1:0]
                                           vp bs req:
wire
                                           vp mvp mpeg;
wire [MVP_LAYER_MSB:MVP_LAYER_LSB]
                                           vp mvp layer;
wire [MVP_EXT_MSB:MVP_EXT_LSB]
                                           vp_mvp_ext;
wire [MVP_CODE_MSB:MVP_CODE_LSB]
                                           vp_mvp_code;
wire [MVP_DATA_MSB:MVP_DATA_LSB
                                                             60f
                                          vp_mvp_data;
wire [MVP NR-1:0]
                                          vp _mvp_rdy;
/* End : QDL_PORT_WIRE */
                                                      FIG. 6-F
q1_qo #(MVP_ALL, 1, MVP_NR) qa_mvp16_qo (
.clk
       (clk
              ),
.rst
       (rst
              ),
.idata
       ({MpegR, LayerY, ExtR, CodeY, DataY}),
                                                     60h
.irdv
       (ordy),
.ireq
       (oreq).
.odata ({vp_mvp_mpeg, vp_mvp_layer, vp_mvp_ext,
       vp_mvp_code, vp mvp data)},
.ordy
       (irdy),
orea
       (ireq),);
                                                  FIG. 6-H
```

```
namespace QuArc {
                                                     FIG. 7-A
       QDL_NAME\_FDS:
class
public BlockFDS {public: //rest of file descriptor class
public: /* QDL_FDS_PIPE_DECL */};
       QDL NAME
class
       public Qblock {
                      ~QDL_NAME (void);
       public:
                      QDL NAME (
       explicit
                      const QDL NAME\ FDS& arg fds);
       virtual bool
                      sim core(void);
private:
             QDL_NAME\_FDS p_f_des;
private: bool
              sim logic (void);
private: /* QDL_TOKEN_DECL */
private: QDL_NAME (const QDL_NAME&);
              operator (const QDL_NAME&);};} //End Namespace
QDL NAME&
```

-70a

```
namespace QuArc {
                                                    FIG. 7-B
       QaMVP16 FDS:
class
       public BlockFDS {
public: //rest of file descriptor class
public: /* QDL_FDS_PIPE_DECL */
                      QPipe vp bs fds;
                      QPipe vp_mvp_fds;};
class
       QaMVP16
       public Qblock {
public:
                      ~QaMVP16 (void);
       explicit
                      QaMVP16 (
                      const QaMVP16\ FDS& arg fds);
       virtual bool
                      sim core(void);
private:
                             QaMVP16 FDS p f des:
private:
              bool
                      sim logic (void);
private: /* QDL_TOKEN DECL */
                      VP BSToken
                                            p_vp_bs;
                      VP MVPToken
                                           p_vp_mvp;
private:
                     QaMVP16 (const QaMVP16&):
QaMVP16& operator (const QaMVP16&);};} //End Namespace
```

```
namespace QuArc {
                                                 FIG. 7-C
       QDL_NAME::sim_logic(void)
bool
       //bit-accurate model of algorithm here
       return true;}
QDL_NAME::QDL_NAME (const QDL_NAME\_FDS& arg_fds)
       Qblock |
                      ( );
                                                             70°
       p f des
                     (arg fds),
       /* QDL CONST INIT */
{ //initialization code here }
bool QDL_NAME::sim core(void)
       /* QDL_INPUT CONNECTIONS */
       /*QDL_OUTPUT CONNECTIONS*/
       return sim_logic();}} //End Namespace
```

```
namespace QuArc {
                                                           FIG. 7-D
bool QAMVP16::sim_logic(void)
    //bit-accurate model of algorithm here
    return true;}
                                                                         70d
QAMVP16::QAMVP16 (const QAMVP16_FDS& arg_fds)
    Qblock
                          ();
    p_f_des
                          (arg fds),
    /* Start: QDL CONST INIT */
    p_vp_bs
                          (),
    p_vp_mvp
    /* End: QDL CONST INIT */
{ //initialization code here }
bool QAMVP16::sim core(void)
   /* Start: QDL_INPUT_CONNECTIONS*/
    p_vp_bs.qpipe (& p_f_des.vp_bs_fds);
    p_vp_bs.instance_name (p_f_des.vp_bs_fds.instance_name());
    /* End: QDL_INPUT CONNECTIONS*/
   /* Start: QDL_OUTPUT_CONNECTIONS*/
    p_vp_mvp.qpipe (& p_f_des.vp_mvp_fds);
   p_vp_mvp.instance_name(p_f_des.vp_mvp_fds.instance_name());
   /* End: QDL_OUTPUT_CONNECTIONS*/
    return sim logic(); }
```

```
80a
  # include ".qdl specs of component Objects"
  object qm miq1
                                             = 'MIQ1_BSN;
                               param BSN
                               param BSW
                                              = LOG2(BSN);
                               REQUIRED PORTS:
                               token_in {
                                      type
                                             = mvp;
                                      port
                                             = vp;
                               token out {
                                      type
                                             = dat;
                                                    = 16;}}
                                      var DW
                                                       FIG. 8-A
 instantiate
               {object
                                       = qa miqa;
               name
                                       = iga;
               param BSN
                                       = BSN:
               param BSW
                                       = BSW:
               REQUIRED CONN;
               connect {
                              type
                                       = mvp;
                              label
                                       = vp;
               connect {
                              type
                                       = iqz;
                                                         80b
               RAM_1port_connect(q, q, 7, 16);}
instantiate
               {object
                                       = qa miqc;
               name
                                       = iqc;
               REQUIRED CONN;
               connect {
                             type
                                      = iqz;
               connect {
                             type
                                      = dat:
                             var DW
                                      = 16;
               RAM_1r1w_connect(z, z, 6, 12);}}
                                            FIG. 8-B
module QDL MOD NAME
  (/* QDL_PORT_LIST */);
   /* QDL PARAM LIST */
   /* QDL_BUS_DEFS */
                                          90a
   /* QDL PORT DECL */
   /* QDL_PORT_WIRE */
   /* QDL INSTANCE */
endmodule // QDL_MOD NAME
                                    FIG. 9-A
```

```
qa_miqa#(
                   BSN,
                   BSW,
 iqa ( .clk
                               clk),
rst_),
        .rst_
        .mvp_mpeg
                               vp_mvp_mpeg),
        .mvp_layer
                               vp_mvp_layer),
        .mvp ext
                               vp_mvp_ext),
        .mvp_code
                               vp_mvp_codé),
                               vp_mvp_data ),
        .mvp_data
                               vp_mvp_rdy [0:0] ),
vp_mvp_req [0:0] ),
        .mvp_rdy
        .mvp_req
        .iqz_as
                               iqz_as),
        .igz data
                               iqz_data),
        .iqz_rdy
                               iqz_rdy ),
                              iqz_req),
        .iqz_req
                                                                                     90b
        .qaddr
                               qaddr),
        .qrde
                               grde),
        .grdata
                              grdata),
        .qwre
                              qwre),
        .dwdata
                              qwdata));
qa_miqc # (iqc (.clk
                  DAT_NR
                              clk),
rst_),
        .rst
       .iqz_as
                              iqz_as),
                              iqz_data),
iqz_rdy [0:0]),
iqz_req [0:0]),
        .iqz_data
        .iqz_rdy
       .iqz_req
.dat_data
                              dat_data),
                              dat_rdy),
       .dat rdy
       .dat reg
                              dat_req ),
       .zrde
                              zrde),
       .zraddr
                              zraddr),
       .zrdata
                              zrdata ),
                              zwre),
       .zwre
       .zwaddr
                              zwaddr)
       .zwdata
                              zwdata ') );
//RAM Instantiations Here;
```

FIG. 9-B

```
namespace QuArc {
                                             FIG. 10-A
       QmMIQ1 FDS:
class
       public BlockFDS {
public: //rest of file descriptor class
                      /* QDL_FDS_PIPE_DECL */
public:
                      QPipe vp mvp fds;
                      QPipe dat_fds; };
       QmMIQ1
class
       public Qblock {
public:
                      ~QmMIQ1 (void);
       explicit
                      QmMIQ1 (
                      const QmMIQ1 FDS& arg fds);
                                                          100a
       virtual bool
                      sim core(void);
private:
                      QmMIQ1_FDS p_f_des;
private: bool
                      sim logic (void);
private:
                      /* QDL TOKEN DECL */
                      VP_MVPTokenp vp mvp;
                      DATToken
                                            p dat;
private:
                      QmMIQ1 (const QmMIQ1&);
              operator = (const QmMIQ1&);};}
QmMIQ1&
//End Namespace
```

```
FIG. 10-B
namespace QuArc {
       QDL NAME::sim logic(void)
bool
       Proc process:
       /* QDL INSTANCE */ }
QDL_NAME::QDL_NAME (const QDL_NAME\_FDS&arg_fds)
                                                       100b
       Qblock
                     ();
                     (arg fds),
       p f des
       /* QDL CONST IN IT */
{ //initialization code here }
bool QDL_NAME::sim core(void)
       /* QDL INPUT CONNECTIONS */
       /*QDL OUTPUT CONNECTIONS */
       return sim_logic();}} //End Namespace
```

```
namespace QuArc {
                                               FIG. 10-C
       QmMIQ1::sim logic(void)
bool
{
       Proc process:
       /* QDL Instance */
       if (!process.fork() ) {
               return false ;}
       -if (process.is child()) {
 102
               QaMIQC iqc (p_f_des.qa_miqc_f_des );
               bool rv = iqc.simulate();
               delete data pipes();
               return rv;}
       Iif (process.is_parent() ) {
                                                              100c
               QaMIQA iqa (p_f_des.qa_miqa_f_des);
  104
               bool rv = iqa.simulate ();
               delete data pipes ();
               process.wait all ();
               return rv;}
                                                              100d
QmMIQ1::QmMIQ1 (const QMMIQ1 FDS& arg fds)
```

```
Qblock
                      ( );
  p f des
                      (arg fds),
 /* Start: QDL CONST INIT */
  p_vp_mvp
                      ( ),
 p dat()
 /* End: QDL_CONST_INIT */
{ //initialization code here }
bool QmMIQ1::sim core(void)
{ /* Start: QDL INPUT CONNECTIONS */
 p_vp_mvp.qpipe (& p_f des.vp mvp.fds);
 p_vp_mvp.instance_name (p_f_des.vp_mvp_fds.instance_name());
 /* End: QDL INPUT CONNECTIONS */
 /* Start: QDL OUTPUT CONNECTIONS */
 p_dat.qpipe (& p f des.dat des);
 p_dat.instance name(p f des.dat des.instance name() );
 /* End: QDL OUTPUT CONNECTIONS */
 return sim logic(); } } // End Namespace
                                                   FIG. 10-D
```




FIG. 11-A




FIG. 11-B

setglobal setglobal setglobal setglobal setglobal setglobal setglobal setglobal setglobal setglobal setglobal setglobal setglobal	if_output_delay token_input_delay token_output_delay ram_input_delay ram_output_delay token_crit_range ram_crit_range def_crit_range def_load qif_load	[expr 0.75 * \$cycle_time - \$clock_skew] [expr 0.75 * \$cycle_time - \$clock_skew] [expr 0.85 * \$cycle_time - \$clock_skew] [expr 0.85 * \$cycle_time - \$clock_skew] [expr 0.75 * \$cycle_time - \$clock_skew] [expr 0.25 * \$cycle_time - \$clock_skew] [expr 0.10 * \$cycle_time]	320a
---	--	---	------

FIG. 12-A

```
QsynSetTokenInConstraint { bus } {
proc
         upvar token_input_delay token_output_delay ...(rest of variables)
         set token_ports
                            [get_ports "$(bus)*"]
         set in_ports
                            [filter $token_ports "@port_direction == in"]
                            [filter $token_ports "@port_direction == out"]
         set out ports
         set_input_delay $token_input_delay -clock $clock $in_ports
         set_output_delay $token output delay -clock $clock $out ports
                                                                               320b
         set_input_delay $if_input_delay -clock $clock $(bus)rdy
         set_output_delay $if_output_delay -clock $clock $(bus)req
         set_load $qif_load $out_ports
         set_drive $def_drive $in_ports
         group_path -critical_range $token_crit_range -name $bus -to $out_ports
         unset token ports
         unset in ports
         unset out ports
         return 1}
```

FIG. 12-B

PTO/SB/01 (12-97)

Approved for use through 9/30/00. OMB 0651-0032

Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number. a valid OMB control number.

#### **DECLARATION FOR UTILITY OR DESIGN** PATENT APPLICATION (37 CFR 1.63)

☑ Declaration Submitted with Initial Filing

Declaration
Submitted after Initial Filing (surcharge (37 CFR 1.16 (e)) required)

Attorney Docket Num	oer QU	A-102
First Named Inventor	С	ismas
COMPLE	E IF KNOWN	
Application Number	n.a./	
Filing Date	filed herewith	
Group Art Unit	n.a.	
Examiner Name	n.a	٠.

As a below named inver	ntor, I hereby declare that:								
My residence, post office	address, and citizenship are	as stated below next to my	name.						
		·							
	first and sole inventor (if only fithe subject matter which is								
Automatic Code Generation for Integrated Circuit Design									
Automatic	Code Generation	on for Integrat	ted Circu	iit Design					
the specification of which	ı (Title	e of the Invention)							
is attached hereto									
UR was filed on (MM/D	DDYYYY	as United	d States Applica	tion Number or PCT International					
Application Number		as amended on (MM/DD/Y	/ <del></del>	(if applicable).					
I hereby state that I have nemended by any amended	eviewed and understand the ent specifically referred to abo	contents of the above ident	ified specificatio	n, including the claims, as					
, , ,	disclose information which is		defined in 37 CF	ER 1 56					
Tackiomougo tilo daty to	naciose intomission which is	materiar to pateritability as	delinou in or or	N 1.00.					
I hereby claim foreign prior	ity benefits under 35 U.S.C.	119(a)-(d) or 365(b) of an	ny foreign applic	eation(s) for patent or inventor's other than the United States of					
America, listed below and ha	ave also identified below, by application having a filing date	checking the box, any forek	on application fo	r patent or inventor's certificate.					
	.pp.1004.0			Jily 10 016411142					
Prior Foreign Application		Foreign Filing Date	Priority	Certified Copy Attached?					
Number(s)	Country	Number(s) Country (MM/DD/YYYY) Not Claimed YES NO							
l i				YES NO					
			000	YES NO					
			0000	YES NO					
			0000	0000					
	ation numbers are listed on a			D D D D D D D D D D D D D D D D D D D					
I hereby claim the benefit of	under 35 U.S.C. 119(e) of an	y United States provisional		D D D D D D D D D D D D D D D D D D D					
	under 35 U.S.C. 119(e) of an		application(s) lis	12B attached hereto:					
I hereby claim the benefit of	under 35 U.S.C. 119(e) of an	y United States provisional	application(s) lis	D D D D D D D D D D D D D D D D D D D					
I hereby claim the benefit of	under 35 U.S.C. 119(e) of an	y United States provisional	application(s) lis  Addition  number  supple	128 attached hereto: ted below.  In all provisional application ars are listed on a amental priority data sheet					
I hereby claim the benefit of	under 35 U.S.C. 119(e) of an	y United States provisional	application(s) lis  Addition  number  supple	12B attached hereto: ted below.  onal provisional application ers are listed on a					

[Page 1 of 2]

Burden Hour Statement. This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

	PTO/SB/01 (12-97)
Please type a plus sign (+) inside this box 🔫 🕒	Approved for use through 9/30/00. OMB 0651-0032 Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

### **DECLARATION** — Utility or Design Patent Application

I hereby claim the benefit under 35 U.S.C. 120 of any United States application(s), or 365(c) of any PCT international application designating the United States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 U.S.C. 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56 which became available between the filling date of the prior application and the national or PCT international filling date of this application

U.S. Parent Application or PCT Parent

Number

Number

Number

Number

10/16/1998

Parent Filling Date
(if applicable)

Number				L	(MM/DD/YYYY)			(i	(if applicable)		
09/174,439					10/16/1998						
								<u> </u>			
	PCT international			-	_						
As a named inventor, I and Trademark Office	hereby appoint the	e followi	ng registered	practitione	r(s) to		this application	on and to to	ransact	all business	in the Patent
	connected triefewit	_	Customer Nu OR Registered pr		s) nai	23574 me/registrat	tion number lis	sted below		A Apel he	
Nai	me		Regi	stration mber	<u></u>		Nam			235	tr <b>ui</b> on imber
									PAT	ENT TRADEHAR	K OFFICE
			Ì			1					
										1	
Additional register	ed practitioner(s) n	amed o	n supplement	al Registe	red P	ractitioner I	nformation she	eet PTO/S	B/02C a	attached her	eto.
Direct all correspond	dence to: 🗓 (	- Custom	ner Number Code Label			574	OR				iress below
<del></del>		n Dai (	Code Laber	ــــــــــــــــــــــــــــــــــــــ	_						
Name											
Address											
Address											
City		<u> </u>				State_		ZIP			
Country			Telepho	ne				Fax			
I hereby declare that believed to be true, a punishable by fine or application or any pate	nd further that the imprisonment, or	se state	ements were	made witi	the	knowledge	that willful fa	lse statem	nents ar	nd the like s	o made are
Name of Sole or	First Inventor	7:				A petitio	on has been	filed for t	this un	signed inve	entor
Given Na	ame (first and mi	ddle (if	fany])				Family	v Name o	r Sum	ame	
	Sorin	C.				Cismas				1.4	
Inventor's Signature	Soria	C(	Du							Date	08/08/00
Residence: City	Sarat	oga	State	CA		Country U.S.A. Citizenship U.S.				U.S.A.	
Post Office Address	14696 Vi	a De	Marcos								
Post Office Address											
City	Saratoga	State	CA	z	Р	95	070	Count	ry	U.S.A.	

Additional inventors are being named on the \_ 1\_supplemental Additional Inventor(s) sheet(s) PTO/SB/02A attached hereto

valid OMB control number.

**DECLARATION** 

#### ADDITIONAL INVENTOR(S) Supplemental Sheet Page <u>1</u> of <u>1</u>

Name of Addition	nal Joint Inventor, if ar	ny:			] A petiti	on has been file	ed for thi	s unsigned	inventor	
Given Na	me (first and middle [if any		Family Name or Surname							
Kristan J.					Monsen					
Inventor's Signature	KisgMonsen						Date	08/08/2000		
Residence: City	Los Altos	State				U.S.A		Citizenship U.S.		
Post Office Address	1091 Peninsular Court									
Post Office Address										
City	Los Altos	State	CZ	Ā	ZIP	94024	Country	υ.	S.A.	
Name of Addition	nal Joint Inventor, if ar	ıy:			] A petition	on has been file	ed for thi	s unsigned	inventor	
Given Na	me (first and middle [if any	])		_		Family Na	me or S	urname		
Henry K.					So					
Inventor's Signature	Henry So				Date 6					
Residence: City	Campbell State		CA	7	Country U.S.A.		١.	Citizensh	U.S.A.	
Post Office Address			111	L1 <i>I</i>	Ashloc	k Court				
Post Office Address										
City	Campbell	State	Cz	Ą	ZIP	95008	Coun	try	U.S.A.	
Name of Addition	nal Joint Inventor, if ar	ıy:			] A petitio	on has been file	ed for thi	s unsigned	inventor	
Given Nar	me (first and middle [if any	])				Family Na	me or S	urname		
-										
Inventor's Signature								Date		
Residence: City	State				Country			Citizenshi	р	
Post Office Address										
Post Office Address			1							
City		State			ZIP		Co	ountry		

Burden Hour Statement This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.